Go to  Advanced Search

Activity-based power estimation and characterization of DSP and multiplier blocks in FPGAs

Show full item record

Files in this item

Files Size Format Description   View
ubc_2006-0394.pdf 5.806Mb Adobe Portable Document Format   View/Open
Title: Activity-based power estimation and characterization of DSP and multiplier blocks in FPGAs
Author: Choy, Nathalie Chan King
Degree: Master of Applied Science - MASc
Program: Electrical and Computer Engineering
Copyright Date: 2006
Issue Date: 2010-01-08
Series/Report no. UBC Retrospective Theses Digitization Project [http://www.library.ubc.ca/archives/retro_theses/]
Abstract: Battery-powered applications and the scaling of process technologies and clock frequencies have made power dissipation a first class concern among FPGA vendors. One approach to reduce power dissipation in FPGAs is to embed coarse-grained fixed-function blocks that implement certain types of functions very efficiently. Commercial FPGAs contain embedded multipliers and "Digital Signal Processing (DSP) blocks" to improve the performance and area efficiency of arithmetic-intensive applications. In order to evaluate the power saved by using these blocks, a power model and tool flow are required. This thesis describes our development and evaluation of methods to estimate the activity and the power dissipation of FPGA circuits containing embedded multiplier and DSP blocks. Our goal was to find a suitable balance between estimation time, modeling effort, and accuracy. We incorporated our findings to create a power model and CAD tool flow for these circuits. Our tool flow builds upon the Poon power model, and the Versatile Place and Route (VPR) CAD tool, which are both standard academic experimental infrastructure.
Affiliation: Applied Science, Faculty of
URI: http://hdl.handle.net/2429/17877
Scholarly Level: Graduate

This item appears in the following Collection(s)

Show full item record

UBC Library
1961 East Mall
Vancouver, B.C.
Canada V6T 1Z1
Tel: 604-822-6375
Fax: 604-822-3893