Go to  Advanced Search

Please note that cIRcle is currently being upgraded to DSpace v5.1. The upgrade means that the cIRcle service will not be accepting new submissions from 5:00 PM on September 1/15 until 5:00 PM on September 4/15. All cIRcle material will still be accessible during this period. Apologies for any inconvenience.

GaAs MESFETS and their applications in digital logic and digital to Analog conversion

Show full item record

Files in this item

Files Size Format Description   View
UBC_1986_A1 A22.pdf 9.669Mb Adobe Portable Document Format   View/Open
Title: GaAs MESFETS and their applications in digital logic and digital to Analog conversion
Author: Abdel-Motaleb, Ibrahim Mohamed
Degree Doctor of Philosophy - PhD
Program Electrical and Computer Engineering
Copyright Date: 1985
Abstract: The purpose of the work described in this thesis was to study the use of GaAs MESFETs in digital logic and digital to analog conversion. A part of this work was to test ideas by actually fabricating GaAs MESFET devices in our laboratory by implanting Si into LEC SI GaAs. Initially, the Rockwell "ion implanted planar process" was used. With this process high source and drain resistance result when the magnitude of the threshold voltage is reduced. A recessed gate process was then tried in order to reduce the series resistance, but it was difficult to control in order to achieve an acceptable uniformity. Sadler's self-aligned gate technique was then tried but an acceptable yield was found to be hard to achieve. Based on the experience with the above methods, a Self Aligned Gate Technique Using Polyimide (SAGUPI) was developed. Using this technique it was found to be possible to reduce the series resistance of the transistor and achieve acceptable yields and uniformities. The characteristics of devices fabricated using the ion implanted planar process were measured. The transistor I-V characteristic parameters, Schottky and ohmic contact parameters and implanted region parameters were measured at room temperature and as a function of temperature over the range from -80°C to 80°C. It was found that no large change in the speed of the circuit occurs over this range. A new digital logic (the Common Drain FET Logic, CDFL) was developed for the application in Ultra High Speed Very Large Scale of Integration. The performance of the new logic was compared with that of other GaAs MESFET logic using computer simulation. The simulation results showed that the CDFL has potential for meeting the UHS VLSI requirements. Two 3 bit Digital to Analog Converters (DAC) (one with MESFETS as current sources and the other with saturated resistors) were developed. MESFETs gave better current source characteristics than saturated resistors.
URI: http://hdl.handle.net/2429/26637
Series/Report no. UBC Retrospective Theses Digitization Project [http://www.library.ubc.ca/archives/retro_theses/]
Scholarly Level: Graduate

This item appears in the following Collection(s)

Show full item record

All items in cIRcle are protected by copyright, with all rights reserved.

UBC Library
1961 East Mall
Vancouver, B.C.
Canada V6T 1Z1
Tel: 604-822-6375
Fax: 604-822-3893