Go to  Advanced Search

Gallium arsenide integrated circuit modeling, layout and fabrication

Show simple item record

dc.contributor.author Rutherford, William C.
dc.date.accessioned 2010-07-21T18:11:58Z
dc.date.available 2010-07-21T18:11:58Z
dc.date.copyright 1987 en
dc.date.issued 2010-07-21T18:11:58Z
dc.identifier.uri http://hdl.handle.net/2429/26733
dc.description.abstract The object of the work described in this thesis was to develop GaAs integrated circuit modeling techniques based on a modified version of SPICE 2, then layout, fabricate, model and test ion implanted GaAs MESFET integrated sample and hold circuits. A large signal GaAs MESFET model was used in SPICE to evaluate the relative performance of inverted common drain logic (ICDL) digital integrated circuits compared to other circuit configurations. The integrated sample and hold subsequently referred to as an integrated sampling amplifier block(ISAB), uses a MESFET switch with either one or two guard gates to suppress strobe feedthrough. Performance guidelines suggested by the project sponsor indicate an optimal switch sampling pulse width capability of 25 ps with 5 ps rise and fall time. Guard gates are included in the switch layout to evaluate pulse feedthrough minimization. The project sponsor suggested -20 dB pulse feedthrough isolation and minimum sampling switch off isolation of -20 dB at 10 GHz as project guidelines. Simulations indicate that a 0.5 µm gate length process approaches the suggested performance guidelines. A mask layout was designed and modeled including both selective implant and refractory self aligned gate processes. The refractory self aligned gate process plasma etched t-gate structure produces a sub 0.5 µm gate length. en
dc.language.iso eng en
dc.publisher University of British Columbia en
dc.relation.ispartofseries UBC Retrospective Theses Digitization Project [http://www.library.ubc.ca/archives/retro_theses/] en
dc.subject Metal semiconductor field-effect transistors en
dc.subject Gallium arsenide semiconductors en
dc.title Gallium arsenide integrated circuit modeling, layout and fabrication en
dc.type Electronic Thesis or Dissertation en
dc.degree.name Master of Applied Science - MASc en
dc.degree.discipline Electrical and Computer Engineering en
dc.degree.grantor University of British Columbia en
dc.degree.campus UBCV en
dc.description.scholarlevel Graduate en


Files in this item

Files Size Format Description   View
UBC_1987_A7 R97.pdf 9.468Mb Adobe Portable Document Format   View/Open
 

This item appears in the following Collection(s)

Show simple item record

All items in cIRcle are protected by copyright, with all rights reserved.

UBC Library
1961 East Mall
Vancouver, B.C.
Canada V6T 1Z1
Tel: 604-822-6375
Fax: 604-822-3893