Go to  Advanced Search

Testing for floating gates defects in CMOS circuits

Show full item record

Files in this item

Files Size Format Description   View
ubc_1998-0585.pdf 3.159Mb Adobe Portable Document Format   View/Open
 
Title: Testing for floating gates defects in CMOS circuits
Author: Rafiq, Sumbal
Degree Master of Applied Science - MASc
Program Electrical and Computer Engineering
Copyright Date: 1998
Abstract: This thesis studies the detectability of MOS floating gate transistor faults considering classical Static Voltage, Dynamic Voltage and Static Current testing strategies. The behavior of the defect depends on two classes of parameters: the predictable and unpredictable parameters. A floating gate fault can induce abnormal logic values, additional delays, or increased power supply current. Consequently, classical test strategies can only detect floating gate faults for a given range of the unpredictable parameter. Here, a new test scheme is proposed, which allows a considerable current to flow in the faulty logic gate in stable state, making the circuit with a floating gate IDDQ testable. It is shown that a combination of voltage and current testing can ensure complete detection of the floating gate defects, i.e., regardless of the unpredictable parameters. Analysis with increasing initial charge on the floating gate transistor shows how the detectability intervals become smaller for the voltage testing strategies and increase for the static current strategy. Keywords: Floating gate testing, IDDQ testing, gate opens, floating gate defect model.
URI: http://hdl.handle.net/2429/8227
Series/Report no. UBC Retrospective Theses Digitization Project [http://www.library.ubc.ca/archives/retro_theses/]

This item appears in the following Collection(s)

Show full item record

All items in cIRcle are protected by copyright, with all rights reserved.

UBC Library
1961 East Mall
Vancouver, B.C.
Canada V6T 1Z1
Tel: 604-822-6375
Fax: 604-822-3893